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Abstract
As levels of parallelism are becoming increasingly com-
plex in multiprocessor architectures, GALS, and asyn-
chronous circuits, methodologies and software tools are
needed to verify their functional behavior (qualitative pro -
erties) and to predict their performance (quantitative pro-
erties). This paper presents the work currently done in the
Multival project (p̂ole de comṕetitivité mondial Minalogic),
in which verification and performance evaluation tools de-
veloped at INRIA and Saarland University are applied to
three industrial architectures designed by Bull, CEA/Leti
and STMicroelectronics.
1. Introduction
Asynchronous computing tends to be pervasive at many
levels: grids, clusters, multiprocessor architectures, multi-
core processors, GALS, asynchronous logic. The absence
of global synchronization (no clock or several clocks) is a
major departure from the classical synchronous design ap-
proach. Due to their functional complexity, there is a need
to prove correctness of asynchronous architectures and cir-
cuits, but no industrial methodology is available to date.
Moreover, a high degree of concurrency may introduce la-
tencies, thus decreasing the expected performance. Conse-
quently, correctness of functional behavior may not be suf-
ficient for the targeted applications: performance properties
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(such as latencies, throughputs, resource usage, etc.) should
also be considered at design time.
Launched in December 2006 after successful collabora-
tions between its partners [1, 4, 9, 8], the Multival project1
aims at using formal methods for functional verification and
performance evaluation of asynchronous hardware. This
project focuses on three different architectures that share
massive asynchronous parallelism and complex communi-
cation protocols, together with strong industrial potential:
• FAME2 (Flexible Architecture for Multiple Environ-
ments) is a CC-NUMA multiprocessor architecture de-
veloped at Bull for teraflops mainframes;
• FAUST (Flexible Architecture of Unified System for
Telecom) is a Network-on-Chip (NoC) based platform
designed at CEA/Leti for wireless telecom applica-
tions (4G, MIMO, etc.);
• xSTream is a multiprocessor dataflow architecture for
high performance embedded multimedia streaming ap-
plications designed at STMicroelectronics.
2. Formal Modeling Flow in Multival
A first step in the Multival approach is to model the
architectures under study using formal languages suitable
for representing asynchronous behaviors. We use either
the LOTOS language (ISO standard 8807) or the CHP
(Communicating Hardware Processes) language that can be
translated automatically into LOTOS [6].
1http://www.inrialpes.fr/vasy/multival
Multival already produced a CHP model of the asyn-
chronous network router of FAUST, and LOTOS mod-
els for the network queues of xSTream, the higher level
protocols of FAUST, the FAME2 circuits implementing
routing/cache-coherency protocols, and the MPI software
layer and MPI benchmark applications to be run over
FAME2 mainframes. These models are structural (in a
bottom-up way using composition of sub-modules) or func-
tional (in a top-down way using successive refinements).
3. Functional Verification Flow in Multival
The second step is to use the CADP toolbox [2] to trans-
late these LOTOS models into Labeled Transition Systems
(LTSs), whose vertices and edges correspond respectively
to the states and the internal/external communications in the
model. Those LTSs, which enumerate the state space of
the model, can be verified using the model checking tools
(based on temporal logics) and/or the equivalence checking
tools (based on bisimulations) included in CADP. To avoid
state space explosion, refined approaches based on compo-
sitional verification and/or co-simulation are also used.
Up to now, several significant results have been obtained:
two functional issues in xSTream have been highlighted [5];
the FAUST NoC router has been verified formally [7], and
theoretical results on isochronous forks in asynchronous cir-
cuits have been demonstrated automatically.
4. Performance Evaluation Flow in Multival
Performance evaluation in the Multival project is based
on the IMC (Interactive Markov Chains) formalism [3],
which combines the concepts of concurrency theory (LO-
TOS, LTSs, bisimulations, etc.) with the theory of Markov
chains, and which is supported by the CADP toolset [1, 4].
In this approach, the LOTOS functional models for the
architectures are decorated with timing information describ-
ing the stochastic behavior. This can be done eitherdir ctly,
by inserting stochastic transitions into the LOTOS model, or
compositionally, in the following steps: (1) localization of
the relevant delays in the functional model; (2) exposition
(using LOTOS gates) of the start and end of each such de-
lay; (3) instantiation of each delay by synchronizing these
LOTOS gates with an auxiliary LOTOS process express-
ing the delay as a phase-type distribution. The decorated
model is then turned into an IMC using a compositional ap-
proach (which alternates state space generation and stocha-
tic state space minimization). This IMC is then transformed
into a Markov chain, for which the Markov solvers included
in CADP can compute steady-state or time-dependent state
probabilities and transition throughputs.
Using this flow, early results have been obtained in the
Multival project. Bull was able to predict the latency of an
MPI benchmark in different topologies, different software
implementations of the MPI primitives, and different cache
coherency protocols. STMicroelectronics explores this flow
to predict latency, throughputs in the communication archi-
tecture, and occupancy within xSTream queues.
5. Conclusion
The joint study of functional verification and perfor-
mance evaluation is a key point in the Multival project; so
far, these two aspects have been addressed independently,
using different modeling languages and software tools, thus
increasing costs and delays. Although formal modeling of
asynchronous hardware differs significantly from the stan-
dard synchronous design methodologies, and despite its
steep learning curve, at the current development stage of
Multival, LOTOS was sufficient to model the three archi-
tectures. These functional models are advanced enough to
enable formal verification using CADP. Compositional ver-
ification (which requires expertise) is used to address state
space explosion issues. Work on performance evaluation
is currently exploring two issues: new algorithms to han-
dle nondeterminism (currently not accepted by the Markov
solvers of CADP), and representations of fixed-time delays,
for which there is a space-accuracy tradeoff when approxi-
mating them in the IMC formalism.
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